#### **SPECIFICATION**

# PARTITIONED EXECUTIVE STRUCTURE FOR REAL-TIME PROGRAMS

#### CROSS-REFERENCE TO RELATED APPLICATIONS

This is a continuation-in-part of Application No. 09/572,298, filed May 16, 2000.

# STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH AND DEVELOPMENT

(Not applicable)

#### BACKGROUND OF THE INVENTION

This invention relates generally to real-time computer systems and more specifically to the software structure for such systems.

The control and operation of real-time computer systems typically require a communications software package to control the communications with external data sources and sinks, a database software package for controlling the storage, retrieval, and updating of system

for the first term than the continues of the first term that the first term that

20

25

5

10

20

5

data, a transaction software package for controlling the execution of one or more applications, and an operating system that exercises overall control of the individual software packages.

In the past, one of the problems that has hampered missionization or customization of software is the competition for computer throughput. Generally, in the case of embedded real-time software in an inertial navigation system for example, one portion of the software is common (and usually essential) to all applications while additional portions are added or customized to satisfy specific applications. If the common and custom software execute in the same processor, there will be an inevitable competition for throughput resources.

The operating system together with a system of priorities provides a solution to this problem in many instances. Another approach replaces the operating system with a means for software partitioning. Software partitioning provides a means for avoiding interaction between different portions of the software. However, the partitioning methods to date rely on an accurate accounting for the amount of time required to execute different tasks. If execution times differ from the plan, one task might "step" on another leading to potentially catastrophic consequences. This is particularly a concern if a user designs and programs customized software to coexist with the essential common software.

### **BRIEF SUMMARY OF THE INVENTION**

The invention is a method and apparatus for repetitively executing a plurality of software packages at a plurality of rates utilizing a common set of computational resources. The method consists of counting contiguous time increments and executing a plurality of software packages.

properties of the first content and of the tool and then the that of the

5

Each software package is executed during each time increment in one or more sequences of time increments. The time increments in each sequence recur at a predetermined rate, and the time increments assigned to one software package do not overlap the time increments assigned to any other of the plurality of software packages.

The method includes the case where a time increment is a sub-slot of a time slot, a time slot containing a plurality of sub-slots. In this case, one and only one software package is assigned to a sub-slot for execution. A software package can be programmed to execute during any number of sub-slots in a time slot. A software package can also be programmed to execute at two or more rates.

### BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 shows an example of a set of timing signals and how they define time slots.
- FIG. 2 shows the partitioned executive structure for the real-time program associated with an inertial navigation system.

3

- FIG. 3 shows how software can be partitioned to execute at three rates.
- FIG. 4 shows an example of memory allocation.
- FIG. 5 shows an example of sharing data among partitions.

20

5

## **DETAILED DESCRIPTION OF THE INVENTION**

The invention is a time-partitioning arrangement that avoids the inflexibility of prior time-partitioning schemes. The invention will be described in reference to an inertial navigation system. However, it should be recognized that it applies to any similar embedded, realtime software application.

The partitioning arrangement is based on time slots 00, 01, 10, and 11 determined by 1000-Hz and 500-Hz clock signals derived from a 2000-Hz signal, as shown in Fig. 1.

The computer system software is driven from a 2000-Hz hardware interrupt 11 as shown in Fig. 2. At this 2000-Hz rate, several essential tasks are performed 13 such as interrupt servicing, reading of inertial data, etc. The selection of the next software package for execution is accomplished by slot selector 15 based on the time slot.

The execution of the core software package 17 occurs during time slots 00 and 10 at a rate of 1000 Hz. The core package includes data compensation procedures and the common essential procedures associated with the inertial measurement unit and navigation. The core package can also include the execution of strapdown algorithms at a rate of 500 Hz using either time slot 00 or time slot 10 or a combination thereof. Time slot 01 is reserved for the execution 19 of the mission 1 software package. Time slot 11 is reserved for the execution 21 of the mission 2 software package. One of the mission partitions 19 or 21 could equally well be allocated to user software. The different time slots can be assigned in arbitrary combinations. For example, time slots 00 and 01 could be assigned to core functions and time slots 10 and 11 could be assigned to mission functions.

4

20

5

This partitioning arrangement will not permit mission or user software to take time away from core software. The implementation of this partitioning arrangement, together with appropriate memory protection which many processors support, ensures independence in the execution of mission and core functions. Mission changes will not affect core software thereby avoiding costly fine-tuning of execution time allocation and regression testing. With this partitioning approach, user software can also implement its own executive within its allocated time window thereby avoiding the need for priority sharing with core and mission software.

In order to execute tasks at lower rates in each partition, each time slot may have its own scheduler that will divide the basic rate at which the partition is called by the appropriate factors in order to schedule the lower-rate tasks belonging to that particular partition. For example, referring to Figs. 1 and 2, a 100-Hz task belonging to the core partition could be called every fifth time slot 00. Similarly, a 100-Hz task belonging to the Mission 1 partition could be called every fifth time slot 01. Because these 100-Hz tasks are guaranteed to occur in different time slots, there is no possibility of the Mission 1 100-Hz task interfering with the core 100-Hz task and vice versa. This approach can be implemented for any number of rates which can be subdivided from the basic 500-Hz rate which is the maximum rate at which any particular time slot can be activated in Figs. 1 and 2. It should be noted however that the approach shown in Figs. 1 and 2 is derived from a basic 2,000-Hz clock. Other frequencies are possible as appropriate. Furthermore, four time slots are shown with equal durations. It is also possible to subdivide a basic repeating interval into any number of time slots using timers. The optimum

20

5

design should be based on the specific requirements and a tradeoff between simplicity and low overhead on the one hand and additional flexibility on the other.

An expanded version of the invention is shown in Fig. 3. The positive transitions of a clock signal are counted in a five-bit counter. The counter values repeat after every 32 clock transitions. Time is divided into slots that are assigned numbers in accordance with the three most significant bits of the counter value. Each slot is divided into four sub-slots that are assigned numbers in accordance with the two least significant bits of the counter value.

If the execution of a software package is triggered when the least significant bit of the slot number equals 0 and the sub-slot number equals 0, the execution will occur at Rate 1 as indicated in Fig. 3 by the X's under the Rate 1 heading. A total of four software packages can be executed at Rate 1 by enabling the execution of the software packages in different sub-slots. If only one software package is to be executed at Rate 1, all of the sub-slots in the assigned slots can be utilized for the execution of the software package.

If two software packages are to be executed at Rate 1, each package could be assigned two sub-slots for execution or one might be assigned one sub-slot and the other might be assigned three sub-slots.

If the execution of a software package is triggered when the two least significant bits of the slot number equals 01 and the sub-slot number equals 0, the execution will occur at Rate 2 as indicated in Fig. 3 by the X's under the Rate 2 heading. Here also, four software packages can be executed at Rate 2 by taking advantage of the sub-slots associated with the assigned slots.

If the execution of a software package is triggered when the three least significant bits of the slot number equals either 011 or 111 and the sub-slot number equals 0, the execution will

6

20

5

occur at Rate 3 as indicated in Fig. 3 by the X's uner the Rate 3 headings. Here too, four software packages can be executed at Rate 3 in either Rate-3 mode by taking advantage of the sub-slots associated with the assigned slots.

A software package can be executed at rates other than those provided by Rate 1, Rate 2, and Rate 3 individually by combining the rates. The rate achieved with a Rate-2 execution doubles the rate of a Rate-3 execution. The rate achieved with a combination of Rate-2 and Rate-3 executions triples the rate of a Rate-3 execution. The rate achieved with a Rate-1 execution quadruples the rate of a Rate-3 execution. The rate achieved with the combination of Rate-1 and Rate-3 executions increases by fivefold the rate of a Rate-3 execution. The rate achieved with the combination of Rate-1 and Rate-2 executions increases by sixfold the rate of a Rate-3 execution. The rate achieved with the combination of Rate-1, Rate-2, and Rate-3 executions increases by sevenfold the rate of a Rate-3 execution. And finally, the rate achieved with the combination of Rate-1, Rate-2, and two Rate-3 executions increases by eightfold the rate of a Rate-3 execution.

Two software packages can be alternately assigned to a Rate-X slot and thereby executed at Rate (X+1). Or P software packages can assigned in sequence to a Rate-X slot and thereby executed at Rate X divided by P.

It should be clear from Fig. 3 that the resources necessary to execute each software package is exclusively available to each software package by the prescribed assignment of slots and sub-slots to the software packages to be executed.

The slot numbers  $S_N$  for execution of Rate N software packages are defined by the equation

20

5

$$S_N \text{ modulo } 2^N = 2^{N-1} - 1$$
 (1)

If Nmax is the highest Rate number to be used, then the second set of slot numbers  $S_{Nmax2}$  for execution of Rate Nmax software packages are defined by the equation

$$S_{N \max 2} \text{ modulo } 2^{N \max} = 2^{N \max} - 1 \tag{2}$$

In accordance with the present invention a run-time system and each of a plurality of time/function partitions can have their own dedicated memory (which includes the stack and heap) as shown in Fig. 4. "Slack" memory, memory that is not assigned, is provided between the run-time system and each of the time/function partition's memory regions which are identified in the figure as the run-time system, the IMU partition, the navigation partition, the mission partition, and the user partition. However, the invention is applicable to any type of partitioning that a user might envision. The slack memory regions are denoted in Fig. 4 by the unlabeled regions between double lines. The purpose of the slack memory is to increase the probability of detecting a stack overflow before another software module's memory is corrupted.

An additional region of memory is dedicated to passing of data from one partition to one or more other partitions. This region consists of fixed-address variable blocks which contain data that is related functionally.

In the embodiment shown in Fig. 4, each of the dedicated regions of memory consists of multiple 4096-byte blocks of data. The 4096 byte block size was chosen so as to be compatible with the memory protection architecture of a Motorola PowerPC<sup>™</sup> microprocessor.

Data is shared between the run-time system and each of the time/function partitions via the dedicated fixed-address variable region of memory as shown symbolically by the arrows in

8

20

5

Fig. 5. The circles denote connections to the vertical symbolic bus lines. As indicated by the arrows running from the microprocessor to memory, the microprocessor when executing a software package can write only into those blocks of memory which are assigned to that software package. As indicated by the arrows running from memory to the microprocessor, the microprocessor can read from any of the blocks of memory when executing any of the software packages.

The "read" accessibility of the different blocks of memory by the microprocessor when executing a particular software package may be more restrictive than that shown in Fig. 5. For example, if all the bus connection circles were removed, the microprocessor could read only from the memory block assigned to the software package being executed by the microprocessor. By properly choosing which "read" arrows associated with a particular software package are connected to bus lines, one can restrict memory access by the microprocessor while executing that software package to one or more of the memory blocks associated with other software packages in addition to its own.

The scheme illustrated in Fig. 5 assumes that the microprocessor can only write to the blocks of memory assigned to the software package which the microprocessor is executing. By providing "write" bus lines that are connectable to the "write" arrows, one can achieve the same flexibility in "writing" to memory as one can have in "reading" from memory.

It should be emphasized that the multiple "read" lines and the "read" bus lines are purely a symbolic way of defining the accessibility of the memory blocks to the microprocessor when the microprocessor is executing a particular software package. The actual procedure for

9

20

5

accomplishing the specified accessibility would be to incorporate the desired functional behavior within the individual software packages or by implementing memory protection.

The individual memory blocks act as unidirectional conduits for passing data from one partition to one or more other partitions. This permits outputting data or receiving required inputs from the pre-determined memory regions without knowledge of who is actually reading or providing the data. This makes the partitions highly decoupled from one-another.

Since dedicated memory is allocated for each partition's stack, heap, local variables, and program memory, the partitions can be independently compiled, linked and loaded. These independent loads allow developers to change one partition, re-compile and re-link that partition, and then re-load it without requiring re-compilation or re-linking of unmodified partitions.

The method for memory allocation and data interchange is designed to be compatible with memory protection. When such memory protection is activated, the partitioned software restricts memory accesses across partitions to ensure that no software partition can do damage to another. Inter-partition communication is handled through pre-assigned memory blocks with appropriate read/write privileges. When memory protection is activated, unauthorized memory accesses will be detected. Furthermore, the partition responsible for initiating the unauthorized access can be flagged as part of a failure detection and isolation process.

The partitioned executive structure provides one or more pre-allocated sequences of non-overlapping time slots for each of the partitions. The advantage of this approach is that it prevents the operation of one partition from overlapping onto another partition's allocated execution time. The scheme is based on a system interrupt which effects the switch from the current partition time slot to the next time slot. However, in some instances, it is necessary to

20

5

mask this system interrupt for brief periods to permit completion of uninterruptible tasks. In order to prevent any partition from inhibiting interrupts for an extended period of time (longer than its allocated time), a protected hardware timer with a non-maskable interrupt is used to recover from this condition and potentially shut down the "culprit" partition. The protected hardware timer is accessible only by the partitioned executive, not the partitions, hence it is impossible for any partition to illegally allocate itself more time.

In order to make the system highly flexible, the partitioned executive is designed to automatically detect the presence of a valid partition. If a valid partition is present, the partitioned executive executes it in its predetermined time slot. In order to determine the validity of a partition, several tests are performed. The first step is a one's complement checksum test of the partition's program memory. The second step is a check on the address returned for the partition's initialization procedure to ensure that it lies within its dedicated memory space. The third step is a call of the initialization procedure followed by validity tests of the stack and heap memory ranges and the various entry points associated with the partition that were returned by the partitioned initialization procedure. Also, a timeout test is implemented on the procedures used to return the addresses for steps 2 and 3 to make sure that they complete within a predetermined time. Once the automatic detection is completed, an indication is provided as to the validity or invalidity of that partition.

In order to prevent a single partition from corrupting the stack used by the partitioned executive, each partition has its own stack. Prior to executing any code in a partition, that partition's stack is selected. The stack used at any given time will match the partition that is being executed at that time. One approach of handling the stack in this way is to allocate a buffer

արար կրար դիրեր արդի օվի հիրու արդի արդի որ կրար հարար հիրուր երար օվի հիրու հիրուր որ հիրուր հիրու

15

20

5

of stack pointers with one location for each partition as well as one for the partitioned executive itself. Upon transitioning between partitions, the current stack pointer is saved in the buffer location associated with the partition that is being exited and replaced with the contents of the buffer location associated with the partition being entered. This same process is used in transitions between the partitioned executive and any partition or vice versa. Another way of handling the stacks is to have an array of stack pointers and indirectly index into that array. The index specifies which stack is current.

In order to further emulate the operation of independent processors, each partition has its own background. The partitioned executive calls the appropriate partition background when that partition has completed its foreground tasks. The code in the background can be designed at the discretion of the partition's developer(s); for example, as an infinite loop, or as a procedure which when it returns relinquishes control to the partitioned executive's background. In this latter case, once the background tasks are completed, and control returns to the partitioned executive, it is possible to place the processor in a low power mode (if applicable).

The partitioned executive has the ability to isolate failures to the partition that caused them. For those classes of failures which generate interrupts, information is logged to allow the cause of the error to be easily pinpointed. The architecture permits each partition to have its own failure log. This makes it possible to assess whether one or more partitions should be shut down due to improper operation. A possible fault detection and evaluation scheme considers the number of failures and/or the rate of failures for certain classes of errors. The action to be taken and the thresholds are user-configurable in order to permit tailoring to specific safety requirements.

For safety-critical systems the invention can be used to isolate safety-critical software in one or more partitions which are highly decoupled from the other partitions. With memory protection enabled the other partitions cannot corrupt this safety-critical software. In addition, the time partitioning prevents the other partitions from interfering with the execution of the safety-critical software. Also, non-critical partitions which exhibit failures can be shut down while the safety-critical partitions can continue to operate normally.

03/24/01

13